|
|
CPU Reset 后的前100多条指令
" ^! A" c: h( }7 {测试平台: Intel Menlow Crown Bench CRB. _) M+ p: W2 l- F, R9 ^6 f
BIOS: 自带的 AMI BIOS
0 N' N" w+ C! c1 l5 x& ?5 x7 i; C
$ G9 ^+ r+ u- }5 `Below is the instruction and registers when CPU reset
, f* i% i4 a' Q% R- y! dF000:0000FFF0 EAAAFF00F0 JMP far16 ptr f000:0000ffaa- g. n/ S+ D$ [+ V Q6 K
EAX = 00000000: AX=0000 AH=00 AL=00
! B: I% f& F1 [3 r' SEBX = 00000000: BX=0000 BH=00 BL=00 : n* Z: ^' W8 Z/ ]3 P- x; \5 z
ECX = 00000000: CX=0000 CH=00 CL=00 - a+ ], r+ o7 i3 f) M) n
EDX = 000106C0: DX=06C0 DH=06 DL=C0
6 {" M$ f& b: x3 E: c1 SEBP = 00000000: BP=0000 , g2 o9 m: ?" v1 r! C' g
ESI = 00000000: SI=0000
, l# j" l+ d% L! _8 GEDI = 00000000: DI=0000 5 y; \/ I" h! a0 {8 ^
ESP = 00000000: SP=0000
- M* [ h: K8 i9 {+ n8 ]& kCS = F000
5 F* C/ A/ }# u( qDS = 0000) r: U% Z, p( u5 ?, r9 E0 t% R
SS = 0000* S" N4 ~8 t" Z
ES = 0000* s K X: Q6 w6 G
FS = 0000$ T& ` M' L1 t
GS = 0000
& q, x% i8 s/ p* N, c% WEIP = 0000FFF0: IP=FFF0 : ]% Q9 v6 k% t/ d! C. d
EFLAGS = 00000002: FLAGS=0002 ID=0 VIP=0 VIF=0 AC=0 VM=0 RF=0 NT=0 IOPL=0 OF=0 DF=0 INF=0 TF=0 SF=0 ZF=0 AF=0 PF=0 CF=0 ( g. }; n% s6 ]! s. Z
CR0 = 60000010: PG=0 CD=1 NW=1 AM=0 WP=0 NE=0 ET=1 TS=0 EM=0 MP=0 PE=0 ; e; L, S4 f0 Y& n) T
CR2 = 00000000
. t, B! Z# c( N# D& Y, @3 @! LCR3 = 00000000: PCD=0 PWT=0
9 z+ e" c8 i1 q0 Z# I7 KCR4 = 00000000: VMXE=0 OSXMMEXCPT=0 OSFXSR=0 PCE=0 PGE=0 MCE=0 PSE=0 PAE=0 DE=0 TSD=0 PVI=0 VME=0 2 g! w. H4 [! ~; S9 J
. n6 J+ c6 s1 I: ~/ l' F$ U
Instruction for CPU step 00
8 v) Z/ F5 @0 E3 U: q6 u5 [, `F000:FFAA E9C300 JMP near16 ptr 00705 d2 |* R8 i% @
- F. ]& m0 B. a. i, B
Instruction for CPU step 01( Y) ~1 \* o7 e: H2 \
F000:0070 E9FD01 JMP near16 ptr 0270
- I& g# e% A& ~4 p & w! Y3 y; P- w3 \1 W9 ]4 k& m
Instruction for CPU step 026 |) t. r1 q/ s7 Q2 |3 [, \
F000:0270 FA CLI $ y- c, w0 Y5 ?* S2 Y
9 v D% P3 a8 U9 ^ e0 Z) K0 Y3 ?Instruction for CPU step 031 p! d0 p2 i7 Y; |
F000:0271 FC CLD 8 e$ I9 {1 F6 t4 I
; Z) m* J- S6 L$ H+ ^+ q0 yInstruction for CPU step 04+ o; {+ U! c; Z' U9 I/ N
F000:0272 668BE0 MOV ESP,EAX ' Z* T( p- j+ O. F M
1 t, e6 j0 ?2 O$ E9 ?4 BInstruction for CPU step 05
* g y+ I8 w- f' u' k+ M8 m# uF000:0275 8CC8 MOV AX,CS
+ U+ G, S% K/ a/ w7 s6 Z+ C
1 b6 L8 h" u& EInstruction for CPU step 06* P1 y8 T) x) ~/ Z4 D
F000:0277 8ED0 MOV SS,AX + B, \/ x- U$ g
! j1 a: p& z' m, ~
Instruction for CPU step 072 g6 n$ \8 X0 d2 n) L9 Z$ R8 ?1 F
F000:027C E957FE JMP near16 ptr 00d6) T% ~! t f- g% [$ S' m- K; @2 w
6 ^( y8 d& |: M9 Z. K' b3 IInstruction for CPU step 083 I+ T- ]+ [" t9 v( t
F000:00D6 E9A601 JMP near16 ptr 027f9 l Q* l% a W' ~
0 e. z3 y) Y' `" s& YInstruction for CPU step 09: T& D/ V; _( }5 H6 p
F000:027F B0D0 MOV AL,d0
5 x, h) P) t a3 K+ ]; o
) I8 k' T, t9 J; o* W: DInstruction for CPU step 10
, a+ T, ^9 j4 M: @- GF000:0281 E680 OUT 80,AL , U& S. k" d$ d7 S9 h6 T" i1 I
0 ^& ^6 k8 }: E. Y' S+ y: }7 p
Instruction for CPU step 11& U+ X& `4 V8 c& W# s" L
F000:0283 BF8902 MOV DI,0289
, |$ T" Y& g' q! V8 a + I/ `4 j [, R y5 z( Y, V1 n
Instruction for CPU step 125 H! g; e" b+ Y
F000:0286 E9AE06 JMP near16 ptr 09370 N- ?2 h- N3 a( ? i
' _9 y6 w' ^6 ^# j! d
Instruction for CPU step 13; @* i* c% S, Q
F000:0937 0F08 INVD 0 J# F3 B! b: T- [$ S: x1 n
$ O7 \- u1 k& B( I" r N
Instruction for CPU step 14) s# a+ m) _, c1 ^4 L. j
F000:0939 0F6EFF MOVD MM7,EDI ' y8 r% O5 |- Q' K; b6 n
+ L, k( |2 @; bInstruction for CPU step 15
# G2 p4 U8 I8 lF000:093C 668BC4 MOV EAX,ESP
8 c1 `& m. f7 i5 ?" E, o
( j+ ^& V3 Q" ] ~; z* uInstruction for CPU step 166 j! }$ V5 N! |- P; Y# c
F000:093F E97C08 JMP near16 ptr 11be
' U( Q. x8 e( `; D$ V0 }5 F0 V ! |, U1 C7 F7 D- _
Instruction for CPU step 176 R& ^! i0 U7 A8 X9 {
F000:11BE E981F7 JMP near16 ptr 09425 Z; ~% _* [* f0 [8 U P
+ ~9 W/ \( R& k8 jInstruction for CPU step 182 G$ C8 ~# K% N# [: A
F000:0942 BF4809 MOV DI,0948 6 S- z2 v9 P# W' I O" I
0 c3 b) R6 ]: w- g" Y# I7 ~Instruction for CPU step 19
+ O0 O% P* s" \% _* M+ j6 T$ ~# G* JF000:0945 E9C004 JMP near16 ptr 0e08
( o: B z# Q- q3 i
8 x& N& [% K# c1 F4 V+ q3 F6 RInstruction for CPU step 20
D1 t$ d' }/ r7 ]" H. \F000:0E08 0F20C0 MOV EAX,CR0
" Z/ u' t' J* P! s" a9 e9 L ! Y2 _5 k4 ~+ j
Instruction for CPU step 213 R& q: n5 o, x% G6 E; _& F
F000:0E0B 660D00000060 OR EAX,60000000
# s6 B9 ~1 Q" d
3 @1 d2 o: s/ v, J) @Instruction for CPU step 228 W7 l3 f! I; d0 X" ^- c# j
F000:0E11 0F22C0 MOV CR0,EAX
( I1 X9 |1 U6 m! ?+ W
; X8 Y# G. Z$ }& l. u0 F2 g' t2 tInstruction for CPU step 23. m8 F0 |1 r$ y# n6 F& f
F000:0E14 0F09 WBINVD
1 K$ F N. s/ |6 q3 y) w
- X7 k! ^' p8 y- ~5 \4 IInstruction for CPU step 24
0 X4 R5 ]6 Y3 _7 l& d- |F000:0E16 66B9FF020000 MOV ECX,000002ff" r v# |4 @% g7 x$ ]
/ J" S* N6 a( K+ A* I; E
Instruction for CPU step 258 ]- h: z& m* _5 U3 U
F000:0E1C 0F32 RDMSR
3 [, k+ {+ u4 v. b2 o
: C" a g, @0 g, D! v0 \1 A* `Instruction for CPU step 26
! F' M8 M2 d/ K9 X/ sF000:0E1E 25FFF3 AND AX,f3ff 3 `' w; F' x' H9 _1 ]
# V/ T3 |( q3 I5 p7 S
Instruction for CPU step 27' J( n( g3 m: ?
F000:0E21 0F30 WRMSR
7 Z7 `8 u; C, d; T. R* L
4 x3 I7 i7 V' l! dInstruction for CPU step 28/ V& i* J/ F( u6 R
F000:0E23 0F09 WBINVD
I5 p' o/ I, X+ l+ l% G
+ E [3 z& B4 Y' tInstruction for CPU step 29: B0 n; w+ O0 j v# m
F000:0E25 0F20E0 MOV EAX,CR4
( s1 @8 v& Y- B% O& U H( c * c& [+ R8 ]! s
Instruction for CPU step 30, C3 v# @4 \5 _8 ^3 I. a) t
F000:0E28 247F AND AL,7f
+ v0 j+ ]3 k; Y) {& g
5 ^/ R# M% e# w/ }Instruction for CPU step 31
4 u2 d% Q6 y. u) U5 J/ jF000:0E2A 0F22E0 MOV CR4,EAX
- \; ]2 X/ R/ E% G. {5 Y
: r# P9 _0 M" O# Q- o( R; `Instruction for CPU step 32
! ?& I6 Z* x* [+ sF000:0E2D 0F20D8 MOV EAX,CR3 + V# V) V9 {# ?2 j1 s( B
7 {( V8 ^' ~0 ^) S rInstruction for CPU step 33
! d5 G8 u" k/ b( BF000:0E30 0F22D8 MOV CR3,EAX
& Y Q! L, O8 h7 a6 l% h 6 J* m5 J- _0 H- X) m
Instruction for CPU step 345 y; [* s# Q3 P. R6 U' ?* S
F000:0E33 FFE7 JMP DI
8 J. f* R1 B7 U " x/ \. H D. S- |' r" Q1 V1 v
Instruction for CPU step 35! H' L. w! [4 G l) W3 R& {& J9 V
F000:0948 66B9FE000000 MOV ECX,000000fe* ]8 i' i: d$ |' \, U& {8 d! Z) _
% p& M6 m% e0 g4 n c8 |
Instruction for CPU step 36% l" M9 ?! w" u; `# i
F000:094E 0F32 RDMSR / z: T, x4 P+ A: p
s1 n1 H% \8 V1 s0 Z/ @2 }
Instruction for CPU step 37" D! Q2 F5 o& t6 j$ {
F000:0950 0FB6D8 MOVZX BX,AL , B1 f1 D9 z' A. f, M" f9 Q1 m4 _
# o; ]1 \0 M8 R7 l/ z7 o$ y
Instruction for CPU step 38
; l+ F5 L1 K6 N& J( A8 S, M6 X6 x! hF000:0953 6633C0 XOR EAX,EAX ; V. M0 k; p4 p, C: Y
- K2 u( d% \, Z! c3 Q7 P7 B: M3 _* \Instruction for CPU step 398 `5 @, x& t/ ^9 B
F000:0956 668BD0 MOV EDX,EAX 9 X7 u4 |' {0 C. v; ]& T9 y
* @$ K- t E; X: c) g
Instruction for CPU step 40. v, ?2 `$ B2 y0 w P8 y N
F000:0959 B95002 MOV CX,0250 9 q: o7 m* t+ V- b& G# X+ @ R
0 D" ^* ~ A2 IInstruction for CPU step 41) I6 w. ~) a5 l2 j7 x6 |2 p; V
F000:095C 0F30 WRMSR 4 t: C* [- K- _9 s N2 L4 D- t) P
2 y8 X1 O) c" x& ?: ~% s( dInstruction for CPU step 42
! K5 h7 g9 Y! @3 IF000:095E B95802 MOV CX,0258 + ^& X7 s( H1 J; c \. W
* }9 P5 ~$ N; x8 ^3 sInstruction for CPU step 43% k" P" b3 i+ }8 Q
F000:0961 0F30 WRMSR : T' H5 L; O9 o; X/ C! A
7 I! R# q5 H6 t9 `; p( a
Instruction for CPU step 44; _0 M0 T0 D: q3 A3 W2 Q. |" ]) d6 @
F000:0963 B95902 MOV CX,0259 + v% I" X& k7 G Y7 d% |
2 T$ [+ F9 F. ^3 u8 Q% G
Instruction for CPU step 45* g z" {8 K# _
F000:0966 0F30 WRMSR ' f0 N- g* ~" k9 T* ^, c4 h
" E& |/ e ^4 M) ]8 U$ {Instruction for CPU step 46" _* D5 F% G8 Z7 c, _$ B
F000:0968 B96802 MOV CX,0268 ! g5 @- Z5 w ~0 ^6 k
+ w3 w! L3 u5 I$ Q9 k8 ^$ V8 a
Instruction for CPU step 476 ~8 c; ~/ M4 @+ Z! q" W8 e) Q
F000:096B 0F30 WRMSR
8 }4 d o7 f' ?( ] / U6 O* P: Z) M' V9 g4 q
Instruction for CPU step 48
( Y2 B% `! Q' T5 u' o3 M2 b8 uF000:096D B96902 MOV CX,0269
: _! V" U) ~) V
8 Q! _4 p3 D, i6 s$ IInstruction for CPU step 49) p4 V" S6 V; S r8 b
F000:0970 0F30 WRMSR , {" \, @% `' {3 X$ @( n
2 {" a: ^$ M- F4 GInstruction for CPU step 50/ ]# E( e+ M% X( j
F000:0972 B96A02 MOV CX,026a 5 Y1 I6 H8 i* }
Q( k5 i, C% r% d
Instruction for CPU step 51: |7 m* i' `0 }4 k
F000:0975 0F30 WRMSR
% Y3 r0 E8 w* M2 @ 1 g2 x, N$ z& J
Instruction for CPU step 52
9 e0 n2 H) f' T, B3 NF000:0977 B96B02 MOV CX,026b
7 n' H3 u1 H; X6 m! ~$ T
' {' A$ S9 f+ j! {Instruction for CPU step 530 b! ` C; L5 ~( ]2 A+ h: B
F000:097A 0F30 WRMSR
0 n3 H0 g, I: E2 m/ x0 `
D6 x- O6 P3 U+ @# @' `% B1 YInstruction for CPU step 54
( l; ^0 \$ L4 \' k$ ^. I# @* UF000:097C B96C02 MOV CX,026c $ h+ l+ f$ E, s
! D7 W6 y% \, l+ _
Instruction for CPU step 55$ f H* C+ x) b+ O, H7 L) p' a5 `
F000:097F 0F30 WRMSR ( m: l' h$ d3 w' S' D. m% V
5 a. X8 B5 H, b% D) `9 T% ?
Instruction for CPU step 56
% j! e& }/ q7 K2 v8 K& E! h- {F000:0981 B96D02 MOV CX,026d 5 ~/ i& V# T* x7 K% F( ?
! ^0 C6 j6 \% h; I& G
Instruction for CPU step 57
; W8 _5 d2 D( r' v, U; CF000:0984 0F30 WRMSR
- o& a, n$ m1 n7 @# V$ s 8 A' p: M' b; U
Instruction for CPU step 58& |/ K+ Q, g* P; C8 d
F000:0986 B96E02 MOV CX,026e 4 ?# O; }) _, l: l$ b
8 N* S y. G4 `2 Q* [
Instruction for CPU step 597 Q8 X( V4 P3 h* u7 q0 g; n7 E
F000:0989 0F30 WRMSR
2 o% V3 E) s& F! w. r . O# E- c X% }/ q, c+ w- \. o
Instruction for CPU step 60
6 n& i' s( P8 x' W5 lF000:098B B96F02 MOV CX,026f
" F/ ]$ D0 N5 Y* Q 6 L" v$ _. E. n0 r: R7 w* w
Instruction for CPU step 61
3 u( z' ~/ r: b" {% rF000:098E 0F30 WRMSR
9 w% j. u) t0 ^) B 2 c0 }/ Q: s# E; [& F- B5 u l/ h$ |2 d
Instruction for CPU step 62
2 I( _/ r/ A2 d6 U7 h, TF000:0990 D1E3 SAL BX,1 8 x P0 c4 U5 h5 S6 A# {, J- R# K
# [& h! F6 X' n, `$ @5 [Instruction for CPU step 63' U+ k7 K5 F" v6 S' `
F000:0992 B90002 MOV CX,0200 3 q+ h7 K! v5 Q
- ^) s8 U4 T5 [2 \
Instruction for CPU step 64" ^1 o) I, H6 Z7 A; T
F000:0995 4B DEC BX
4 [. z' f5 k5 p* Z% h
0 [7 A6 l$ b0 rInstruction for CPU step 65
. L! {: B# |+ V0 J6 X" g; uF000:0996 0F30 WRMSR
! L8 y# V6 D4 q1 u) b 1 {% x& F. X7 n! X4 r% U
Instruction for CPU step 66
; X: u; \, N* ?7 V- wF000:0998 41 INC CX 5 L7 }2 W6 `9 ]' L
' }+ d. _. j) e! _3 b
Instruction for CPU step 67' l- i) D0 I; T5 t8 Z
F000:0999 0BDB OR BX,BX
E/ I% |2 W w9 F
. p; B3 L3 p# Y( [# n" Z* bInstruction for CPU step 68
8 L: d. @, d p1 J1 [" W/ bF000:099B 75F8 JNE short ptr 0995
1 I3 e6 Y F. T* n$ [9 {
0 O; }( j& e' [, L8 qInstruction for CPU step 69
% o3 k* ~( w8 w5 W6 \1 A/ A, I; D2 [F000:0995 4B DEC BX - h1 K. `0 X3 i& g: Y1 H" T+ |
i- M$ r5 Z% y8 E& E
Instruction for CPU step 70
) o3 Q4 X6 t' C1 B2 AF000:0996 0F30 WRMSR
$ e' a9 c! ?" k! h7 C! Y7 L, i! \ ) t8 j8 k0 p1 b- ]
Instruction for CPU step 716 g2 z' m$ ?( U7 [4 ~
F000:0998 41 INC CX " A+ x$ E% [- q& R. u2 U
K+ A$ @. j, `7 }. pInstruction for CPU step 72
$ B7 u( U2 k( ~. YF000:0999 0BDB OR BX,BX
7 K# I' \5 g5 @
1 z$ _! j* @0 V8 x! ~Instruction for CPU step 732 o) m) R; Y0 y4 P" `: ]( ~" j. V
F000:099B 75F8 JNE short ptr 0995' K, ~* s' K, T1 H2 J/ K9 ]
! s7 f$ f, }2 Y7 W. `
Instruction for CPU step 74/ g e& F5 c" `) r2 e# S
F000:0995 4B DEC BX
1 b M3 W/ o' i. U, \5 e
$ o2 T% d* k: v1 uInstruction for CPU step 755 J" Q, ?3 a w) F# O
F000:0996 0F30 WRMSR ) A; v# q2 R. U- ^) n$ `6 d! L
@; N0 X* q! ^- x% ?% @
Instruction for CPU step 76+ _) z( A0 k. h2 v. j! f) I
F000:0998 41 INC CX
2 y: N+ b2 D, y1 B- j 9 m' _* u- m: y" x. Z8 _. l
Instruction for CPU step 77) o, Q4 n" H& f2 `# y3 g
F000:0999 0BDB OR BX,BX 8 n" R3 g4 O4 ?3 O0 e/ j
8 O4 G, Z* k! E$ j7 @6 D3 q% r
Instruction for CPU step 78
: E. q2 ~& j, V) n1 g" T& }) B2 R8 YF000:099B 75F8 JNE short ptr 0995
J7 q E) |3 Y, L, `; x - l* U2 B" T9 `. T
Instruction for CPU step 79
% p, O$ P& C# A+ d) ~; W2 b% GF000:0995 4B DEC BX * t8 k/ g+ j" G) s: k7 I5 g
/ A( c1 f, ]; I+ a b* O
Instruction for CPU step 80# o' r3 T. k0 ]. y! N
F000:0996 0F30 WRMSR
4 I, M$ c5 n( T& N W
9 {) Z% D3 b# M1 Y/ tInstruction for CPU step 81
3 L+ a Q' n2 `F000:0998 41 INC CX
4 B3 O) T9 ]' N$ @- |
4 J4 ?+ g: q, M* [: }" m9 d d" ^Instruction for CPU step 820 z# A( |# j8 [" w; g2 J/ I* g
F000:0999 0BDB OR BX,BX 5 N- Q0 y" E9 z- [
3 c# _: g* f" _) k" x' \Instruction for CPU step 83. l9 ]4 `, j, C O* k9 U6 t: `
F000:099B 75F8 JNE short ptr 0995
' ^: m4 e, O) F) u: | S
6 y/ O/ j+ P( f) q5 S, B3 Z; xInstruction for CPU step 842 A# p0 y& l( Z* h
F000:0995 4B DEC BX
/ m: ?3 _* L+ I- ^* z ' X, m% S3 M0 _! c2 k
Instruction for CPU step 85" d9 e: ~& ~/ L" L1 W) W. R
F000:0996 0F30 WRMSR
7 S; Z6 y( T, m8 d. [1 k1 l# X $ \- d) ~3 n2 I/ |- U
Instruction for CPU step 861 A4 i1 N0 s/ L" u
F000:0998 41 INC CX
( W8 Y7 L3 j* z/ H) S) K ) L4 `5 \; Q1 |% \! j
Instruction for CPU step 87
+ D( S" t# G; ^* v$ pF000:0999 0BDB OR BX,BX 1 H7 t: O# V1 L7 B% p% e
3 w6 F; F" Y; U0 g9 _$ A
Instruction for CPU step 88" a6 t0 g. g& ?
F000:099B 75F8 JNE short ptr 0995
* _" S T( F5 v. J , i' P" [. `- p
Instruction for CPU step 89
. _4 O7 N! F+ O5 q2 q8 B5 ]% z9 XF000:0995 4B DEC BX
3 Z1 w; o/ f& m( Z9 | / U6 u+ N% P, u2 u
Instruction for CPU step 90, B+ z! ]( J" P1 O T, Q
F000:0996 0F30 WRMSR
_- l2 }1 L3 o( r+ K
) l6 s: _$ i9 \/ E1 ?/ D# KInstruction for CPU step 91, c3 Q: |) b% Y8 h6 u! R7 w. O
F000:0998 41 INC CX - b. `2 x; s2 y# L2 U% H+ a
- @$ D( ^5 i6 P m0 {6 n$ R4 p
Instruction for CPU step 925 y9 q4 P3 t; H Z$ k5 n
F000:0999 0BDB OR BX,BX
+ k" s" V, h/ k$ m 2 ?7 b+ i/ `, D' R
Instruction for CPU step 93
7 O* ~( j/ s# c* a7 gF000:099B 75F8 JNE short ptr 09958 U- x- H/ A6 Y2 E; z/ ]/ S
) ]1 v; ~; t7 w# q
Instruction for CPU step 94
$ u1 n p i2 |# g8 J+ MF000:0995 4B DEC BX
7 T2 @9 u! O9 i5 {/ |
( B8 B. `* t* z0 K+ RInstruction for CPU step 95
" q G/ Y( l, s( E2 ZF000:0996 0F30 WRMSR $ |) M) v( Y+ `/ n. g
- ]+ J- I- o9 r6 w$ k7 O2 iInstruction for CPU step 96! g2 y* g+ W+ N; m n0 _
F000:0998 41 INC CX ( y+ q# \7 |7 s, a, R! n& b o
$ h( v- c1 p2 p: Y* M! U- A. Z
Instruction for CPU step 97
/ \5 ~5 D- ]4 A/ \/ ~( p; ]# v5 |F000:0999 0BDB OR BX,BX
" T- T& U& A n% ?. C & b1 c0 G& {! t: L& Q* H+ Y
Instruction for CPU step 98
* a+ X9 S' r& VF000:099B 75F8 JNE short ptr 0995
! M. |: \) y, f1 |# j
3 S3 Q H6 p+ _7 x- F4 ~% ZInstruction for CPU step 99$ K) I3 `- C% f |8 D( ] o, y
F000:0995 4B DEC BX $ g, `/ B: X0 f2 X' l" O
$ R4 x+ `! _# n9 }6 N
Instruction for CPU step 100$ P6 E+ D; f5 H9 h X0 H3 m j
F000:0996 0F30 WRMSR
( z+ H) r9 s; K1 N$ Y Z $ V4 s& J* p; b+ l" ?
Instruction for CPU step 101 r/ A4 i7 }$ Q6 ~+ z# |
F000:0998 41 INC CX
& V- l2 ~2 D. ]: Y- A; ~9 Z( o- x
& R" p! Q0 [& R- M1 P0 S' t( e1 `Instruction for CPU step 102" _9 i9 Z) f0 c
F000:0999 0BDB OR BX,BX
8 A7 F$ h' E4 G$ t
7 `: [8 T/ S" r4 S, Q. @1 U* _% yInstruction for CPU step 103& R5 \' p4 W4 d7 v
F000:099B 75F8 JNE short ptr 0995/ l0 ]8 b( q0 h
+ Q4 d; {& p- H m7 [ |# }( H/ L
Instruction for CPU step 104
/ w, \ l1 q- l# wF000:0995 4B DEC BX |
|