ENE KB3700 Keyboard Controller Datasheet R0.1 2006

bini

Feature Summary

Low Pin Count Host Interface (LPC)
# ~9 d& T. k7 v  SIRQ supporting IRQ1, IRQ12, SCI
  I/O Address Decoding:
; r7 `/ f# \: V( N2 i4 m1 V5 k  KBC IO Port 60h/64h
% a" g5 I  t+ w& s  Programmable EC IO Port 62h/66h and 68h/6Ch
  Programmable 4-byte Index I/O ports to access internal registers
6 C/ H1 h. r* R( ^5 I+ |) ^  One Programmable I/O write byte-address decoding
+ I. V! d/ f0 K, y8 v1 |. a- J
  i8 z$ a: `( ?/ \6 f2 x: |X-Bus Interface (XBI)
) K: v3 ?- P, B% {& U# U: b5 P  SPI Flash support, the operation frequency runs at least 50MHz.
  Addressable Memory range up to 24MB.
  8051 64KB code memory can be mapped into 4 independent 16KB pages.

# s& p5 ?$ y/ E& p) `: R( L  H8051 Microprocessor
  Industry 8051 Instruction set complaint with 3~5 cycles per instruction.
  Programmable 8/16/32 MHz clock
  Fast instruction fetching from XBI Interface
8 E1 y/ W# ]' v, c4 d; v  128 bytes and 2KB tightly-coupled SRAM
& R8 k4 X5 W! l$ X% d  24 extended interrupt sources.
4 q7 ~* x, [" m7 F+ g+ L9 e# N  Two 16-bit tightly-coupled timer

$ L2 h; n1 v+ A6 N8042 Keyboard Controller
  8 Standard keyboard commands processed by hardware
  Each hardware command can be optionally processed by firmware
6 e( H: q% Y. T7 d
1 ?7 X3 D$ ~7 x: D% n% O% S$ uEmbedded Controller (EC)
  Five EC Standard Commands can be processed by hardware
/ o- z7 P: Q. P* A- q9 @% I  ACPI Specification 2.0 compliant
  Support customer command by firmware
/ s  L1 d  q' h& I$ i  Programmable EC I/O port addressing (default 62h/66h)

Analog To Digital Converter (ADC)
# ]1 Y8 U, X6 N  U  6 built-in ADCs with 8-bit resolution.
  The ADC pins can be alternatively configured as General Purpose Inputs (GPI).
& o, K! `$ y4 U
Pulse Width Modulator (PWM)
  5 built-in PWMs
  Selectable clock sources: 1MHz/64KHz/4KHz/256Hz.
  Configurable cycle time (up to 1 sec) and duty cycle.
& h& D& o. J; K1 w
9 m( {; z& V- u$ x6 `# QWatchdog Timer (WDT)
  32.768KHz input clock with 20-bit time scale.
  8-bit watchdog timer interrupt and reset setting
# c( z: O# A3 c9 Y; z/ a
General Purpose Timer (GPT)
  Two 16-bit, two 8-bit general purpose timers with 32.768KHz resolution

' \4 x0 I1 u4 M4 z; U8 _General Purpose Wake-Up (GPWU)
  All General Purpose Input pins can be configured to generate interrupts or wake-up event.
, A1 c, u0 x% L, J9 K
General Purpose Input/Output (GPIO)
  All I/O pins are bi-direction and configurable
  All outputs can be optionally tri-stated
  All inputs equipped with pull-up, high/low active, edge/level trigger selection
  All GPIO pins are bi-direction, input and output.
/ J* l/ |4 s4 d9 L! ^5 f( O  Max. 43 GPIOs

Power Management
; |: I7 R& S3 x  Sleep State: 8051 Program Counter (PC) stopped
3 Q( G$ `8 _* k% J  Deep Sleep State: Stop all internal clocks. Target power consumption ~10uA.

4 y. h2 N1 Y% VTotal Pages: 40

szyxp

many thanks! 有KB3310的DATASHEET吗?

nickname

Thanks a lot

sweaker

这个SPEC还是太简单了，谁知道ENE在用SPI ROM时，prefetch的cache有多大？如果spi run over 50Mhz,我看到它的8051处理指令需要3～5个cycles，而且听说ENE用的免费的C code，那么你们在用的时候感觉perfermance怎么样？特别是处理PS2 device的时候。