|
|
URL Link: http://www.intel.com/technology/framework/spec.htm
7 k5 u+ }7 s# k1 @, RThe Intel® Platform Innovation Framework for EFI Architecture Specification describes the primary design elements of an innovative approach to constructing platform firmware for platforms based on Intel® architecture. The design is characterized by a central “framework” that provides services and infrastructure to combine modular software building block elements. Taken together, the infrastructure code—which is known as the Foundations—and an appropriate selection of modular building blocks constitute a complete platform software implementation that is designed to initialize the platform and boot shrink-wrap operating systems or other custom application environments. The Foundations are comprised of the Pre-EFI Initialization (PEI) and Driver Execution Environment (DXE) phases, which are both described in this specification. In addition, this specification describes a number of other design elements in an effort to provide a complete set of baseline design and services support for arbitrary building blocks that will customize a particular platform firmware image to the hardware and the intended purpose and market for that hardware. These additional elements include such things as security services, boot device policy management, runtime services, afterlife, firmware storage, user interface, firmware integrity services, manageability support, legacy compatibility and boot/resume paths. + b+ p$ Y& w: r# p/ v8 }
% Q R; w# ] n2 Q q
Interoperability and Component Specifications 1 P/ t+ ?, i' @ D
6 h" h# B% U4 v; L8 l2 y( p
These additional specifications describe in greater depth the functional components that complement the PEI and DXE Foundations and that are also architectural in the Framework design. "Architectural" in this context implies that the functional components provide services that may always be assumed to be present by any code designed and written to operate across a range of platforms that use firmware based on the Framework design. ! O1 G t0 h5 Y' \& G
( L$ S" C% n5 g6 t! ^) P4 c* c8 _! dAll specifications are available as PDF files, F# s3 D3 }1 o9 F/ s. |
o" |# y' J7 t! h; Q
Zip file containing all PDF files (ZIP 11MB)
/ h/ _% @* b% j8 `Include:
( f2 i. d% ]0 g3 S, uIntel® Platform Innovation Framework for EFI Architecture Specification (PDF 893KB) 0 _& E4 c& y1 x# `
ACPI Specification v0.90 (PDF 212KB) - M/ R) O# n j
ACPI Specification v0.91 (PDF 246KB) - F/ H6 C2 R/ i% \/ `% O
ACPI Table Storage Specification v0.90 (PDF 139KB)
6 v# N( U- J9 X) |% \; ]' o! cACPI Table Storage Specification v0.91 (PDF 190KB)
+ P6 p0 _ m- F' O7 w. sBoot Script Specification v0.9 (PDF 200KB) 8 m% D+ U6 i3 ~0 K, f$ e. L/ e$ n
Boot Script Specification v0.91 (PDF 275KB)
: O" E8 w+ \# W. j' J* K; E4 Z4 VCache Subclass Specification (PDF 224KB) : `, L2 o; }- A2 k. N/ ], P: y
Capsule Specification (PDF 270KB) 5 U$ {0 [# |3 B: ?1 L! u, `
Compatibility Support Module Specification v0.96 (PDF 547KB)
5 B/ z4 p) F) w' v3 M4 OCompatibility Support Module Specification v0.97 (PDF 576KB)
2 M9 i& z& f' ~0 }$ V4 m9 @& nCPU I/O Protocol Specification (PDF 205KB) + a8 d" u4 ~0 a5 I
Data Hub Specification (PDF 177KB)
$ N8 i( a+ B- {% V$ xData Hub Subclass Design Guide (PDF 156KB) 6 m, J6 ]2 {" _& u
Driver Execution Environment Core Interface Specification (DXE CIS)** v0.9 (PDF 1.05MB) * z: s* I: M8 S+ ~! Y+ N6 e7 H
Driver Execution Environment Core Interface Specification (DXE CIS)** v0.91 (PDF 1.07MB) . A; G9 \! E+ m" [- @9 L7 B
Firmware File System Specification (PDF 237KB)
* A6 d2 D& _$ J# {* JFirmware Volume Block Specification (PDF 197KB)
8 y: d W5 w# ~1 FFirmware Volume Specification (PDF 403KB) 4 P1 Y6 E0 t; }9 @$ m' \; ^
Hand-Off Block (HOB) Specification (PDF 231KB)
# |& b6 ^1 f& o8 l) GHot-Plug PCI Initialization Protocol Specification (PDF 108KB) # T2 {( l T9 V J( v+ k
Human Interface Infrastructure Specification v0.9 (PDF 597KB)
: J* G2 y" U9 q& b+ V7 C. L" {Human Interface Infrastructure Specification v0.91 (PDF 800KB) $ T' N; @5 `3 Y+ H
Human Interface Infrastructure Specification v0.92 (PDF 764KB) 2 Y# y3 z/ Y; w' Z* l
IDE Controller Initialization Protocol Specification (PDF 139KB)
+ A5 H1 }7 ^% E$ ]5 {7 @3 j) dMemory Subclass Specification (PDF 397KB)
A4 a7 M7 o& z0 Z/ u) O ?# ` SMiscellaneous Subclass Specification (PDF 490KB) $ \9 J8 v' L( y% Z" c) n- S
PCI Host Bridge Resource Allocation Protocol Specification (PDF 212KB)
0 D; `" D+ o( k- OPCI Platform Support Specification (PDF 115KB)
3 u% B/ n6 M" s3 yPlatform IDE Initialization Protocol Specification (PDF 83KB)
' Q4 g( h% z$ ]Pre-EFI Initialization Core Interface Specification (PEI CIS)** v0.9 (PDF 881KB)
7 M, Z; c* |3 A' ^2 gPre-EFI Initialization Core Interface Specification (PEI CIS)** v0.91 (PDF 841KB) " F7 Q; i, V" \- T$ Z/ {
Processor Subclass Specification (PDF 314KB)
% P) ~9 w7 |1 I, J4 `/ JRecovery Specification (PDF 225KB)
: Y! S* u& C9 fS3 Resume Boot Path Specification (PDF 173KB)
3 g6 L, Y& E8 SSMBus Host Controller Protocol Specification (PDF 198KB)
* R; v2 f1 k9 J8 Z+ aSMBus PPI Specification (PDF 188KB) : k' u; q4 Y& G x7 b6 `9 ?, s0 L
Status Codes Specification v0.9 (PDF 682KB)
! R) U( g8 r( V/ _" a$ m6 IStatus Codes Specification v0.92 (PDF 523KB) 5 w# o2 |! a. {& \6 ?) u
System Management Mode Core Interface Specification (SMM CIS) v0.9 (PDF 713KB)
1 w. U3 L4 ?- JSystem Management Mode Core Interface Specification (SMM CIS) v0.91 (PDF 646KB) |
|
IP卡
狗仔卡
发表于 2008-1-4 14:10:37
提升卡
置顶卡
沉默卡
喧嚣卡
变色卡
显身卡
发表于 2008-1-10 16:59:12
共享精神令我等贫民入门开发者感激涕零
