|
Programming Interface for Bus Master IDE Controller Revision 1.0
. ], x9 O* z4 o0 d2 D4 e* ?1994/05/167 p6 k4 u0 b. Q, x( W( D( G% j
3 j" A4 ^; N# ?: A9 Z& P E- X
This document defines a register level programming interface for a bus master ATA compatible (IDE) disk) A5 S% Y4 h5 D ?0 ?0 l
controller that directly moves data between IDE devices and main memory. By performing the IDE data2 R- N2 K) \; C7 I
transfer as a bus master, the Bus Master Device offloads the CPU (no programmed IO for data transfer)
5 q) F n9 {/ ~" A$ aand improves system performance in multitasking environments.
; W: g3 z2 G2 {$ ^ S/ u
2 b9 J, ]: |/ N% G# WUntil this specification is ratified, it is solely
9 ? @/ [7 x) [( C. ]* r" n+ u7 Kowned and maintained by:
7 g2 L$ M+ V0 W! _% q4 R% ?* lBrad Hosler, Intel Corporation: ~5 `& S" c! W3 K8 w) b
bwh@salem.intel.com (please comment using email)
5 n w0 s, H& `& n503-696-8431 |
|